VALU, AVX and GPU Acceleration Techniques for Parallel FDTD Methods

Cloth: 978 1 61353 174 7 / $95.00
 
Published: September 2013  

Publisher: SciTech Publishing
300 pp., 7" x 10"
This book introduces a general hardware acceleration technique that can significantly speed up finite difference time domain (FDTD) simulations and their applications to engineering problems without requiring any additional hardware devices. It provides detailed code demonstration and analysis to help readers get the step-by-step guidelines using the vector arithmetic logic units (VALU) in the CPU and demonstrates the detailed implementation techniques of VALU to the parallel FDTD method and presents a large number of engineering applications. It also introduces the cloud computing concept and engineering applications and presents a 3D parallel FDTD code, accelerated by using the VALU.

• The authors of this book were previously university researchers who built a successful commercial enterprise based on their superior computer performance in electromagnetics simulations and “number-crunching”
• The multi-core CPU computers and multiple CPU work stations are popular today for scientific research and engineering computing.
• This book introduces a general hardware acceleration technique that can significantly speed up FDTD simulations and their applications to engineering problems without requiring any additional hardware devices.

Table of Contents:
1 Introduction to the Parallel FDTD Method
2 VALU/AVX Acceleration Techniques
3 PML Acceleration Techniques
4 Parallel Processing Techniques
5 GPU Acceleration Techniques
6 Engineering Applications
7 Cloud Computing Techniques
Appednix 3-D Parallel FDTD Source Code
Appendix 1 Input Parameters
Appendix 2 Output Parameters
Appendix 3 Functions
Appendix 4 Code Requirements
Appendix 5 Subroutine List in the FDTD Code
Appendix 6 Source Code
References
Index



Share